كلية الهندسة

Conference Paper

On the design of nanoscale CMOS threshold-logic adders

مارس 22, 2018

DOI:

Publisher: IEEE

Mawahib Sulieman Zakaria Himat

Other Researches

Design and Simulation of a Nanoscale Threshold-Logic Multiplier

Low-power Reliable Nano Adders

On the Reliability of Majority Gates Full Adders

On single-electron technology full adders