يناير 01, 2008
DOI:
Publisher: IEEE
Walid Ibrahim Valeriu Beiu Mawahib Sulieman
Design and Simulation of a Nanoscale Threshold-Logic Multiplier
On the design of nanoscale CMOS threshold-logic adders
Low-power Reliable Nano Adders
On single-electron technology full adders
