نوفمبر 01, 2005
DOI:
Publisher: IEEE
Mawahib Sulieman Valeriu Beiu
Design and Simulation of a Nanoscale Threshold-Logic Multiplier
On the design of nanoscale CMOS threshold-logic adders
Low-power Reliable Nano Adders
On the Reliability of Majority Gates Full Adders